 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CXL1512M CCD Delay Line for NTSC For the availability of this product, please contact the sales office. Description The CXL1512M is an IC developed for use in conjunction with Y/C signal processing ICs for NTSC. This CCD delay line provides the comb filter output for eliminating the chrominance signal cross talk and 1H delay output for luminance signals. Features * Single power supply (5V) * Built-in quadruple progression PLL circuit * Built-in comb filter * 1H delay output * Built-in peripheral circuits * Positive phase signal input, positive phase signal output Functions * Comb filter output * 1H delay output for luminance signal * Clock driver * Autobias circuit * Input clamp circuit (for luminance signals) * Center bias circuit (for chrominance signals) * Sample-and-hold circuit * Quadruple progression PLL circuit * Clock buffer output circuit Absolute Maximum Ratings (Ta = 25C) * Supply voltage VDD +6 V * Operating temperature Topr -10 to +60 C * Storage temperature Tstg -55 to +150 C * Allowable power dissipation PD 500 mW Recommended Operating Voltage (Ta = 25C) VDD 5V 5% Structure CMOS-CCD 24 pin SOP (Plastic) Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. -1- E94803-ST CXL1512M Recommended Clock Conditions (Ta = 25*C) * Input clock amplitude VCLK 0.3Vp-p to 1.0Vp-p (0.5Vp-p Typ.) * Clock frequency fCLK 3.579545MHz * Input clock waveform sine wave Input Signal Amplitude Vsig 350mVp-p (Typ.), 575mVp-p (Max.) Block Diagram and Pin Configuration (Top View) PCOUT C-OUT AB-C AB-P (NC) (NC) (NC) VCOIN Vss (IC) 24 23 22 21 20 19 18 17 16 15 14 13 PLL fsc buffer Timing D Output circuit (S/H) Autobias circuit (C) 1H + D Driver 1 Autobias circuit (Y) Driver 2 Bias circuit Bias circuit Clamp circuit 1H Output circuit (S/H) 1 2 3 4 5 6 7 8 9 10 11 12 C-IN1 (NC) (NC) Y-IN Vss Y-OUT C-IN2 -2- (NC) (NC) CLK VDD (IC) Vss fsc CXL1512M SOP 24pin Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 Symbol VSS C-IN1 VDD C-IN2 (NC) (IC) Y-IN (NC) Y-OUT (NC) (NC) CLK VSS VCOIN PCOUT (NC) (NC) (NC) AB-P fsc AB-C (IC) C-OUT VSS I/O -- I -- I -- -- I -- O -- -- I -- I O -- -- -- O O O I O -- Clock input GND VCO input Phase comparator output -- -- -- Autobias output (P) fsc buffer output Autobias output (C) (Connected internally) Chrominance signal output GND GND Chrominance signal input 1 Power supply Chrominance signal input 2 -- (Connected internally) Luminance signal input -- Luminance signal output -- -- Description Pins 6 and 22 are internally connected. Therefore, connect a voltage of 5V when using these pins. -3- CXL1512M Description of Functions The CXL1512M provides chrominance signal comb filters and luminance signal delay outputs. Number of CCD bits Chrominance comb filter output Luminance signal delay output 1H (910bit) 1H (908bit) * fsc Output Pin The buffer output of the clock input from the CLK pin is provided at the fsc output pin. Since a pull-up resistor is contained inside the IC, the supply voltage is produced during open, and the output is stopped. Connect a 2.2k pull-down resistor when the fsc output is to be used. fsc fsc VDD 2.2k -4- CXL1512M Electrical Characteristics (Ta = 25C, VDD = 5V, fCLK = 3.579545MHz, VCLK = 500mVp-p sine wave) See Electrical Characteristics Measurement Circuit Item Supply current Symbol IDD Measurement condition 1 -- b SW condition 2 b 3 b 4 5 6 Min. Typ. 35 Max. 50 Unit mA Note 1 a ---- Chrominance signal Characteristics (No signals input to Y-IN) Item Low frequency gain Frequency response Linearity Comb depth min. gain SN ratio Coupling level Delay time Symbol GLC FC LIC CCD SNC CPC DC SW condition Measurement condition 12345 (See Note 2) (See Note 3) (See Note 4) (See Note 5) 50% white video signal (See Note 7) (See Note 8) a a a a a b a a a a a a b b b--a b--a b--a b--a b--a b--a b--a Min. -2 -2.0 -0.3 Typ. 0 -1.0 0 -40 52 56 10 -- 230 50 -- Max. 2 0 0.3 -25 Unit dB dB dB dB dB mVrms ns Note 2 3 4 5 6 7 8 6 b b b b d b a 6 b b c c a d b 5-step b staircase wave 5-step b staircase wave (See Note 10) b 50% white video signal (See Note 7) b b -5- CXL1512M Note 1. This is the IC's supply current value when no signals are input. 2. This is the C-OUT and Y-OUT pin output gain when 500 mVp-p sine waves are input to C-IN1, C-IN2 and Y-IN. (Example of calculation) GLC = 20 log C-OUT pin output voltage (mVp-p) [dB] 500 (mVp-p) Input signal frequency GLC : 204.545kHz GLY : 200kHz 3. This indicates the difference in the C-OUT and Y-OUT pin output gain when 200mVp-p low- and highfrequency sine waves are input to C-IN1, C-IN2 and Y-IN. Set the input bias (Vbias) to 2.0V when measuring the luminance signal characteristics (GLY, GHY). (Example of calculation) FC = 20 log C-OUT pin output voltage (high frequency) (mVp-p) [dB] C-OUT pin output voltage (low frequency) (mVp-p) Input signal frequency (low frequency) see Note 2 Input signal frequency (high frequency) Chrominance signal : 3.571678MHz Luminance signal : 3.58MHz 4. Calculate with the gain applying when 200mVp-p and 500mVp-p sine waves (see Note 2 for the frequencies) are input to C-IN1 and C-IN2. (Example of calculation) Output voltage with 500mVp-p input (mVp-p) 500mVp-p Output voltage with 200mVp-p input (mVp-p) 200mVp-p LIC = 20 log [dB] -6- CXL1512M 5. Measure the difference of the C-OUT output gain when 500mVp-p sine waves have been input to C-IN1 and C-IN2 at the following frequencies shown below. Input signal frequency CCD fp 3.571678MHz fN 3.563811MHz The frequency response for the outputs at fp and fN are shown in the figure below. Gain fN fp Frequency 6. Using the BPF 100kHz to 4MHz in the Sub Carrier Trap mode, measure the SN ratio on the video noise meter when the 50 % white video signal shown in the figure below is input. 178mV 321mV 143mV 7. Measure the internal clock component (4fsc: 14.31818MHz component) when no signals are input. 8. Measure the delay time of the C-OUT output when the C-IN1 signal is input. -7- CXL1512M 9. On the vector scope, measure the differential gain and differential phase when the 5-step staircase wave shown in the figure below is input. 143mV 357mV 500mV 143mV 10. Input the 5-step staircase wave only for the luminance signal shown in the figure below, and measure the Y-OUT luminance level (Y) and SYNC level (S). (Example of calculation) 357mV 500mV Y LNY = S (mV) x 100 Y (mV) S 143mV -8- Electrical Characteristics Measurement Circuit 5V 1k 0.1 1k 0.1 0.1 82k 24 23 22 20 21 16 17 15 14 19 18 13 -9- 2 3 7 11 4 8 10 5 6 9 12 3.3 1000P a b 1k Vbias SW4 0.01 1M 5V 1k a SW5 b SW6 a Oscilloscope b c LPF d BPF Vector scope Noise meter Spectrum analyzer 1 Signal generator a SW1 b 0.01 a SW2 b 0.01 a SW3 b 0.1 A 5V CXL1512M CLK fsc (3.579545MHz) 0.5Vp-p sine wave 5V fsc out C-OUT 1k Application Circuit When Pin 20 (fsc) output is used (connect to VDD when not used) 0.1 1k 0.1 0.1 24 23 22 20 21 16 17 15 14 19 18 13 2.2k 82k CXL1512M 5V 1 2 3 7 4 8 10 5 6 9 11 12 1k Y-OUT - 10 - 3.3 1000P 1M 5V C-IN1 0.01 0.01 C-IN2 0.01 Y-IN 0.1 CLK fsc (3.579545MHz) 0.5Vp-p sine wave CXL1512M Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same. CXL1512M Example of Representative Characteristics Low frequency gain vs. Supply voltage 2 0 Frequency response vs. Supply voltage Low frequency gain [dB] 1 Frequency response [dB] -1 0 -2 -1 -2 4.75 5 Supply voltage [V] 5.25 -3 4.75 5 Supply voltage [V] 5.25 Comb depth vs. Supply voltage -30 0.3 Chrominance linearity vs. Supply voltage 0.2 Chrominance linearity [dB] 5 Supply voltage [V] 5.25 Comb depth [dB] 0.1 -35 0 -0.1 -0.2 -40 4.75 -0.3 4.75 5 Supply voltage [V] 5.25 Differential gain vs. Supply voltage 8 5 Differential phase vs. Supply voltage 4 6 Differential phase [degree] 5 Supply voltage [V] 5.25 Differential gain [%] 3 4 2 2 1 0 4.75 0 4.75 5 Supply voltage [V] 5.25 - 11 - CXL1512M Low frequency gain vs. Ambient temperature 2 Frequency response vs. Ambient temperature 0 Low frequency gain [dB] 1 Frequency response [dB] 0 10 20 30 40 Ambient temperature [C] 50 60 -1 0 -2 -1 -2 -10 -3 -10 0 10 20 30 40 Ambient temperature [C] 50 60 Comb depth vs. Ambient temperature -30 Chrominance linearity vs. Ambient temperature 2 Chrominance linearity [dB] 1 Comb depth [dB] -35 0 -1 -40 -10 -2 0 10 20 30 40 50 60 -10 0 Ambient temperature [C] 10 20 30 40 Ambient temperature [C] 50 60 Differential gain vs. Ambient temperature 8 Differential phase vs. Ambient temperature 6 4 Differential phase [degree] 0 10 20 30 40 Ambient temperature [C] 50 60 4 Differential gain [%] 2 2 0 -10 0 -10 0 10 20 30 40 Ambient temperature [C] 50 60 - 12 - CXL1512M Package Outline Unit: mm 24PIN SOP (PLASTIC) + 0.4 15.0 - 0.1 24 13 + 0.4 1.85 - 0.15 0.15 + 0.3 5.3 - 0.1 7.9 0.4 + 0.2 0.1 - 0.05 0.45 0.1 1.27 + 0.1 0.2 - 0.05 0.12 M PACKAGE STRUCTURE MOLDING COMPOUND SONY CODE EIAJ CODE JEDEC CODE SOP-24P-L01 SOP024-P-0300-A LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT EPOXY/PHENOL RESIN SOLDER PLATING COPPER ALLOY / 42ALLOY 0.3g - 13 - 0.5 0.2 1 12 6.9 |
Price & Availability of CXL1512M
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |